

# Performance Comparison of LDPC Convolutional Codes for Memory Size and Encoder Block Size



Yonsei Univ. Seoul, KOREA

*Ki-Hyeon Park*, Jin Soo Park, Jung-Hyun Kim,

Inseon Kim, and Hong-Yeop Song


ICTC'13, Oct. 14 - 16, 2013



# Parameters and Performance

## Encoder Structure

$M + 1$  **Generator** Matrices



$M$  **Memories** (Delay Blocks)

Constraint Length =  $b(M + 1)$



Known:

**More Memories**  
→ **Better Performance**



Unknown:

**Large/Small Size of Generator** (equivalently, **Parity-Check**) **Matrices**  
→ **Better Performance?**

# Design of the Parity Check Matrix

## Parity Check Matrix

$$H' = \begin{bmatrix} H_0 & & & \\ H_1 & H_0 & & \\ \vdots & \vdots & \ddots & \\ H_M & H_{M-1} & & \end{bmatrix}$$

$H = \begin{bmatrix} H_0 & & & \\ \vdots & & & \\ H_{M-1} & & & \\ H_M & & & \end{bmatrix}$

$$H' = \begin{bmatrix} H_0 \\ H_1 \\ \vdots \\ H_M \end{bmatrix}$$



Design  $H'$   
for  
Better  $H$

# Design of the Sub-Matrices

---

There are some methods...  
Idea from Quasi-Cyclic LDPC (**QC-LDPC**) block codes has been considered


## Design a Good $H(D)$

$$\mathbf{H}(D) = \begin{bmatrix} h_{1,1}(D) & \cdots & h_{1,c}(D) \\ \vdots & \ddots & \vdots \\ h_{c-b,1}(D) & \cdots & h_{c-b,c}(D) \end{bmatrix}, \text{ where } h_{i,j}(D) = D^q, q = 0, \dots, M.$$

$(c - b) \times c$  monomial matrix

# From $H(D)$ to $H_i$

---




Position of 1 in  $\mathbf{H}_i =$  Position of  $D^i$  in  $\mathbf{H}(D)$   
All other positions in  $\mathbf{H}_i$  : Put 0

# From $H(D)$ to $H_i$

---


## Example




# Matrix Expansion and Degree Distribution

---


**Example: Comparing  $3 \times 6$  and  $6 \times 12$  monomial matrix**



3 elements in a column



$H' =$



3 elements in a column, too:  
**Degree of variable nodes = 3**



# Matrix Expansion and Degree Distribution

---

Example: Comparing  $3 \times 6$  and  $6 \times 12$  monomial matrix

What we want

Performance variation  
by  
**Size of G & H**


What we DON'T want

Performance variation  
by  
**Degree distribution**


# Matrix Expansion and Degree Distribution

---

## Example: Comparing $3 \times 6$ and $6 \times 12$ monomial matrix





3 elements in a column




Degree of variable nodes

= 3



6 elements in a column



Degree of variable nodes

= 6

# Sparse Monomial Matrix

---

## Sparse Monomial Matrix

$$\mathbf{H}(D) = \begin{bmatrix} h_{1,1}(D) & \cdots & h_{1,c}(D) \\ \vdots & \ddots & \vdots \\ h_{c-b,1}(D) & \cdots & h_{c-b,c}(D) \end{bmatrix}, \text{ where } h_{i,j}(D) = \begin{cases} D^q, & q = 0, \dots, M \\ 0 & \end{cases}$$

***Contains a lot of zeros***

**To change (or increase) the encoder block size**  
**without changing the degree distribution of  $H'$**

# Matrix Expansion Operation

**Definition (Matrix expansion operation):** Let  $A = (a_{ij})$  be an  $m \times n$  matrix and  $B = (b_{ij})$  an  $ml \times nl$   $(0,1)$  matrix for some integer  $l > 1$ . We define an operation  $\circledast$  as

$$A \circledast B = C,$$

where the  $ml \times nl$  matrix  $C = (c_{ij})$  is calculated as

$$c_{ij} = b_{ij} \cdot a_{\lfloor \frac{i-1}{l} + 1 \rfloor \lfloor \frac{j-1}{l} + 1 \rfloor}.$$

## Example

$$\begin{bmatrix} D^0 & D^1 \\ D^1 & D^3 \end{bmatrix} \circledast \begin{bmatrix} 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 \end{bmatrix} = \begin{bmatrix} D^0 & 0 & 0 & D^1 \\ 0 & D^0 & D^1 & 0 \\ 0 & D^1 & 0 & D^3 \\ D^1 & 0 & D^3 & 0 \end{bmatrix}$$

$A$   
Target monomial  
matrix

$B$   
Expansion pattern  
(QC-LDPC form)

$C$   
Expanded matrix

# Control Parameters for Simulation


---

**Different number of delay blocks (memories)**  
**with fixed sub-matrix size**

**Different sub-matrix size**  
**with fixed number of delay blocks**

**Similar Constraint Length**  
**with different sub-matrix size**  
**and delay block size**

# Simulation: Different Number of Delay Blocks




Same sub-matrix size  
Different delay block size

Code Parameters				
$n$	$n-k$	Sub-matrix size	Delay block size	Code rate
1800	930	$3 \times 6$	10	0.48
	990		30	0.45

More delay blocks  
→ Better performance  
(well known results)

# Simulation: Different Sub-Matrix Size




Different sub-matrix size  
Same delay block size

Code Parameters				
$n$	$n-k$	Sub-matrix size	Delay block size	Code rate
1800	960	3×6	20	0.47
	1020	6×12		0.43

Large sub-matrix size  
→ Better performance

# Simulation: Similar Constraint Length



Similar constraint length  
Different sub-matrix size and delay block size

Code Parameters					
$n$	$n-k$	Sub-matrix size	Delay block size	Constraint length	Code rate
1800	960	3×6	20	63	0.47
		6×12	10	66	

Similar performance



# Discussion

---

Number of Delay Blocks

- Larger is Better
- Matched with convolutional codes

Size of Sub-Matrix Size

- Bigger is Better
- Relaxed condition for optimization  
(but we do not consider in this paper)

Similar Constraint Length

- Similar performance
- Conjecture: similar constraint length gives similar performance