# Collision-free Interleavers using Latin Squares for Parallel Decoding of Turbo Codes

April. 25. 2007



Hyun-Young Oh, Dae-Son Kim, Joon-Sung Kim

and Hong-Yeop Song



Coding and Information Theory Lab YONSEI University Seoul, Korea





#### Motives

# Parallel Archtecture of Turbo Codes

#### Collision-free Interleavers

### Proposed Collision-free Interleavers

# Concluding Remarks



# Motives




# Turbo Codes

- Outstanding error-correcting capability
- High decoding latency
- Parallel architecture
  - Memory collision-free

# Interleavers for parallel architecture

- 2D interleaver, ARP (almost regular permutation)
  - → Complex optimizing process
  - → *Hard* to optimize over various block size
- ➔Need new collision-free interleaver which can be easily optimized over various block size






4/13Informati



### Collision Problem


 ○ When more than one module try to access the same memory bank → Additional delay








## 2D Interleaver











# ARP (almost regular permutation)







# Latin square structure



2)\*9997<del>59271</del>4 = 0 10299973<del>5936</del>23 = 9 2×09×193×50259 = 18







# Optimizing process (4-parallelism)

 $\bigcirc \Pi_T(t)$ : 3GPP standard interleaver (defined for 40-5114)

 $\bigcirc$  U = { $u_{ts}$ }: 576 cases → 24 cases → 12 cases

- Let the first row of the Latin square by (0, 1, 2, 3)
- Pick out good candidates among 24 cases






(b) Good Spreading

























- □ Conventional collision-free interleavers → complex optimizing process
- □ The proposed collision-free interleavers
  → easy to optimize at various block size
- Any kind interleaver can be apply to the parallel architecture of turbo code using Latin square interleaver.